

1           PROCESS FOR DIGITAL COMMUNICATION AND SYSTEM COMMUNICATING  
2           DIGITALLY

3  
4           This invention concerns a process for digital communication according to the  
5           wording in the preamble to Claim 1 and Claim 2, and a system communicating digitally  
6           according to Claims 18 and 19.

7  
8           This invention proceeds from problems as they arise in hearing air technology.  
9           On the other hand, its proposals for solving them can be generalized, in the sense that  
10          they can basically be used for digital communication between units.

11  
12          Hearing aid technology is increasingly moving toward processing signals  
13          digitally, especially audio signals, for which a so-called "digital signal processing" unit  
14          or DSP is used. Depending on the hearing aid configuration, these DSP are connected to  
15          many different, varied and potentially identical peripheral units, thus, for example, one or  
16          more acoustic/electric converters, T-coils and controllers, such as potentiometers for  
17          adjusting amplification, interface units, etc. In the most general cases, such units are  
18          analog units in themselves. But so they can be connected flexibly to the DSP, A/D  
19          converters are integrated into such analogous peripheral units, as they are used on  
20          hearing aids, so that the following will assume that the peripheral units each have outputs  
21          for serial digital data. Please refer also to application PCT/CH98/00502 by the same  
22          applicant on this, which is enclosed with this application as APPENDIX A and which  
23          describes developments in the field of digital hearing aid configuration today. This  
24          APPENDIX A should be an integral part of the application in this sense.

25  
26          It proposes, inter alia, establishing communication between peripheral units and a  
27          central digital processing unit, the DSP, by a three-wire connection system, like for  
28          example an I<sup>2</sup>S bus and corresponding interface units, like the ones sold by Philips.

1           Such a bus configuration has proven extremely worthwhile, inter alia, because of  
2       its simplicity, in terms of the hardware and software to be installed, and its energy  
3       consumption for hearing aid applications.

4

5           This invention is thus based on such a three-wire bus configuration, in which  
6       serial digital data SD are transmitted on a data line SD, permission signals WS on a  
7       second line and clock signals SCL on a third line. A system working with such a three-  
8       line bus, as it is used in the above-mentioned application especially for hearing aids, will  
9       be explained using Figure 1 as the basis for understanding the invention on which this  
10      application is based.

11

12       Between a digital signal-processing unit DSP and two peripheral units 3, there is,  
13       apart from electrical feed lines, a three-wire bus connection 5. On the one line SCL, the  
14       system clock signal is placed, which is usually generated in the DSP (not shown). On a  
15       second line SD, the data-transmission line, or data line for short, serial digital data from  
16       both peripheral units 3 are written and transmitted to the DSP, for which the first units  
17       have data outputs ASD to output such data, and the DSP has a data input ESD.

18

19       Usually, a permission signal is placed on the third line WS, the so-called “word-  
20       select line” by the DSP, and its respective binary state determines when which of the two  
21       peripheral units 3 can write data for the DSP on the common data line SD.

22

23       Particularly on hearing aids with a bus system, according to Figure 1, there is a  
24       need, while keeping the advantages of the three-wire bus system, to create two-way data  
25       communication between the DSP and the peripheral units 3, not just one-way  
26       communication from the peripheral units 3 to the DSP, as in Figure 1.

27

28       There is another problem with the system in Figure 1. Namely, if the hardware is  
29       configured, the DSP does not know how many peripheral units – one or two – are  
30       connected, and the one peripheral unit considered 3 “knows” just as little about whether

1 it is connected to the bus alone, or whether a second such unit is connected to the same  
2 bus 5: without contact, there is a conflict over writing data to the SD; each unit provided  
3 considers itself entitled to write data, for example in the '1' state of the WS line.

5 Thus, this invention starts from a process for digital communication between:

7 \* a first unit – the DSP – which has one input ESD for serial digital data,  
8 \* at least two second units – 3- each of which can be connected to a data output  
9 for serial, digital data,

10  
11 whereby the input ESD of the first unit DSP is connected via a common data line SD to  
12 the outputs ASD of the two units connected and, in this process, serial digital data are  
13 supplied from the second unit to the first over the data line SD mentioned, controlled by a  
14 binary permission signal supplied to the second units 3 together via a permission line  
15 WS, and a clock signal supplied to all units connected via a clock line SCL.

16  
17 Starting from such a process or such a digitally communicating system, this  
18 application sets itself the following task:

20 \* to make data communication also possible between the first unit – DSP – and  
21 the peripheral unit or units – 3 – connected to it;  
22  
23 \* in an initialization phase, to identify the prevailing system constellation in  
24 order to intervene, control and prevent conflicts on the SD line, depending on  
25 the results.

26  
27 It should be emphasized that although the procedure in the invention is based on  
28 the fact that two peripheral units can be connected to a DSP unit via the three-wire bus  
29 system mentioned, the invention can be expanded by connecting more than two  
30 peripheral units to the one DSP, as can be seen from the following description.

1           The process solves the problem mentioned by having the first unit communicate  
2           with the second and by having data signals superimposed on the binary permission signal  
3           on the first unit, and received and evaluated on the second units connected.

4

5           For this, it proposes the system that communicates digitally in Claim 18.

6

7           The second problem mentioned is solved by the fact that – in an initialization  
8           phase – independent, serial digital random signals are applied to the data line on the  
9           second unit or units connected to it, and it is observed whether a given signal state occurs  
10           on that line which clearly indicates the number of second units connected.

11

12           A system that communicates digitally, which solves this problem, is specified in  
13           Claim 19.

14

15           Although in certain cases, the solution to the first or second problem mentioned  
16           above may meet the respective need alone, in another much preferred embodiment of the  
17           invention, whether it is the process or the digitally communicating system, a combination  
18           of the solutions mentioned in the invention to the two problems is proposed, according to  
19           the wording of Claim 3 and Claim 20.

20

21           As was mentioned, the problems on which this invention is based and their  
22           solution come from hearing aid development, considering the miniaturization and energy  
23           problems that exist with hearing aids.

24

25           Therefore, in another preferred embodiment, following the wording in Claim 4,  
26           the first unit is a digital signal-processing unit of a hearing aid, and the second units are  
27           peripheral units of the hearing aid, like especially acoustic/electric converters, electric  
28           actuators, or for example T coils, controls, like potentiometers or switches, interface  
29           units, etc.

1           In another preferred embodiment of the invention, according to the wording of  
2 Claim 5, the peripheral units work like acoustic/electric converters, for example and  
3 typically, over a preferably built-in A/D converter on the data line.

4

5           In another preferred embodiment of the invention, according to the wording of  
6 Claim 6, the random signal is produced by the fact that the A/D converter working on the  
7 data output is given a noise signal on the input side, but preferably directly uses the  
8 quantization noises of an LSB (lowest significant bit) on the A/D converter output.

9

10          In terms of the solution to the conflict of which second unit can write when on the  
11 data line, according to the wording of Claim 7, in one much preferred embodiment, the  
12 procedure is that only one of the second units provided can detect the predetermined  
13 signal state mentioned at the same time.

14

15          So when that state is detected on only one of the two units connected, then that it  
16 “knows” that, for example, a second unit is also connected. According to the wording of  
17 Claim 8, the permission phase determined by the permission signal on the permission  
18 line WS for the second unit considered is now inverted, preferably on the second unit  
19 detecting that state first.

20

21          At the beginning, the initialization WS = ‘1’ is the permission phase, so WS = ‘0’  
22 is defined as the permission phase on the second unit identifying. Thus, the second unit  
23 identifying acts “different” than or complementary to the second unit connected in terms  
24 of permission to write data: This resolves the conflict over writing data on the same data  
25 line SD.

26

27          In one preferred embodiment, the signal is detected on the data line at each  
28 second unit and is logically coupled to the random signal given at this unit prevailing at  
29 the same time, according to the wording of Claim 9. The random signals of the second  
30 unit connected are also preferably placed on the data line via a “wired AND”

1 interconnection – according to Claim 10 – and the presence of two second units is  
2 indicated when the state of the data line is ‘0’, but the state of the random signal assigned  
3 to it is ‘1.’

4

5 Because the first unit does not usually tolerate signals on the data-transmission  
6 line that are not defined electrically for an open input, it can be essential that a second  
7 unit considered connected also definitively know that there is no second one. This is  
8 achieved, according to the wording of Claim 11, by the fact that every second unit  
9 connected considers itself alone on the second unit connected to the data line after a  
10 given span of time has gone by without it having detected the predetermined signal  
11 mentioned itself and without a random signal appearing on the data line in phases of the  
12 permission signal write-locked for it.

13

14 In one preferred embodiment according to the wording in Claim 12, on the second  
15 unit, which has identified itself as the only one connected to the data line, in phases  
16 write-locked for it, a defined electrical potential is now applied to the data line,  
17 preferably a potential corresponding to the logic state ‘0.’

18

19 This makes it so that in the initialization phase, how many second units, one or  
20 two, are connected to the common data line is identified without the cooperation of the  
21 first unit. It also makes it so that if there are two units provided, the data-write  
22 competency is controlled and if there is only one second unit, electrical conditions are  
23 produced on the data line that, in any case, meet the requirements for the first unit.

24

25 Thus, the initialization phase mentioned preferably begins by turning on the  
26 electric power to the units mentioned and ends a certain number of SCL cycles later.  
27 This is according to the wording of Claim 13.

28

29 According to Claim 14, if more than two second units are connected to a single  
30 first unit, then it remains so for all units provided, when a common SCL clock line and a

1 common permission line WS are used, while an additional data line is provided per other  
2 pair and/or per other initiated pair of the second unit provided. This keeps it so that only  
3 two second units can write to a common data line, on one hand, and the advantages of the  
4 three-wire bus connection are also used, on the other.

5  
6       Regarding the identification and conflict resolution described above, if more than  
7 two second units are connected to the first unit, the configuration identification and  
8 conflict resolution are logically resolved per data line provided according to the  
9 invention.

10  
11       Thus, after a given time span has expired in the initialization phase, the respective  
12 number of second units connected is known on all data lines provided, and permission to  
13 write data is given without conflict.

14  
15       Particularly when more than two second units are connected to one first unit and,  
16 as mentioned, only one common permission line is working on all second units provided,  
17 it is necessary, if the first unit, according to Claim 1, and the first aspect of this invention,  
18 should communicate with the second units over the permission line, that the second units  
19 connected can be addressed as receiver stations.

20  
21       For this purpose, according to the wording of Claim 15, addresses are produced  
22 on at least some of the second units connected by means of random digital signals, and  
23 preferably, after the prescribed initialization phase, by means of those random signals  
24 that were used in the initialization phase for the identification process, according to the  
25 wording of Claim 2.

26  
27       According to the wording of Claim 16, the random addresses of every second unit  
28 are read on the first unit and compared with one another. According to the invention, the  
29 first unit (see Claim 1) orders all second units, via the permission line, to generate new  
30 random addresses when at least two of the addresses compared are the same.

1           Then, according to the wording of Claim 17, data signals from the first unit, and  
2 especially command data, are produced only within predetermined sections of phases of  
3 the permission signal, which ensures that no conflicts arise between the permission  
4 signals given on the permission line and the data signals mentioned.

5

6           Preferred embodiments of the system in the invention and a hearing aid with such  
7 a system are specified in Claims 21 to 30:

8

9           The invention will now be explained by example using other figures.

10

11           Figure 2 shows the system in the invention, which is capable of two-way  
12 communication, starting with the view in Figure 1

13

14           Figure 3 shows schematically the signal in the invention produced by  
15 superimposing the permission signal and data signal on the permission line on a time  
16 axis,

17

18           Figure 4 shows one preferred embodiment of the output phase of the second unit  
19 in the invention, which works according to the invention, as preferably also used on the  
20 system in Figures 2 and 3, in the form of a simplified signal flow/function chart,

21

22           Figure 5 is a view similar to Figure 2 of the system in the invention with more  
23 than two second units that can be connected to a first unit,

24

25           Figure 6 is a simplified function/signal flow chart that shows some of the  
26 preferably used output phase of a second unit used in the invention to produce addresses  
27 randomly.

28

29           Figure 2 is a schematic view of the system in the invention, which works by the  
30 process in the invention. The same reference numbers are used as in Figure 1. Unlike

1 the procedure in Figure 1, DSP1, which is connected to an output for the permission line  
2 WS, has a coder 10 and peripheral units 3a, 3b with a working connection to the input for  
3 the permission line WS, here a decoder 12.

4

5 Figure 3 shows, on the time axis, the usual cyclic binary permission signal  $S_{WS}$ ,  
6 which is put on the permission line WS, as known and according to the known system in  
7 Figure 1. In the one phase, corresponding to  $I_{3a}$ , one of the peripheral units, for example  
8 3a, is authorized to write data on data line SD, and in the complementary phase,  $II_{3b}$ , the  
9 second peripheral unit connected, for example 3b, is. According to the invention, now  
10 within predetermined sections of the phase  $\phi$  of the permission signal  $S_{WS}$  by the coder 10  
11 of DSP1, and as shown schematically in Figure 3, data DA, especially command data, are  
12 transmitted to the peripheral units 3a, 3b and decoded there in the respective decoder 12.  
13 To address one or if necessary – as will still be explained – more of the peripheral units  
14 by DSP1 purposefully or selectively, the data DA superimposed on the  $S_{WS}$  signals, if  
15 necessary, include call-up addresses for the corresponding peripheral units 3.

16

17 This makes it possible for two-way communication to be established between the  
18 peripheral units and the DSP1 over the three-wire bus connection, on one hand from the  
19 peripheral units to DSP1 over data line SD, and on the other hand, from DSP1 to the  
20 peripheral units 3 over the permission line WS.

21

22 Now, if the system hardware is configured according to Figure 1 or—and  
23 preferably—according to Figure 2, one or two peripheral units 3 can be provided. If the  
24 same permission signals  $S_{WS}$  are first fed to the peripheral units 3 connected over the  
25 same permission line WS, and both units consider themselves entitled to write to data  
26 line SD first, for example in Phase I, as in Figure 3, a conflict arises in terms of  
27 permission to write to line SD.

28

29 Figure 4 is a schematic view of one preferred design of the output stages provided  
30 in the second aspect of the invention on the system in Figure 1 and, preferably in Figure

1       2, on the peripheral units 3. All peripheral units provided preferably in this aspect of the  
2 invention are built the same as far as the output stage shown in Figure 4 is concerned.  
3 This is especially true of peripheral units on a hearing aid built with the system  
4 described. One or two peripheral units 3, bordered by dotted lines in Figure 4, are  
5 connected to data line SD.

6

7       An A/D converter 14 works with its output  $A_{14}$  on a MOSFET output 16, via  
8 which the output signals  $A_{14}$  of the A/D converter of two units are placed on data line SD  
9 in a "wired AND" circuit.

10

11       In the initialization phase, i.e., the phase in which the prevailing hardware  
12 configuration of the system is identified and data-write conflicts are resolved, the input of  
13 the A/D converter 14 is connected by the effective signal path N to a noise source, like a  
14 resistor 18, for example, as is shown schematically by switch  $S_{18}$ , for example. The  
15 flipping of switch  $S_{18}$  into the "random position" is preferably triggered by first applying  
16 the supply voltage to the system (not shown). At the same time, a timer 15 is triggered.  
17 With the A/D converter 14, a random generator is produced on the peripheral units  
18 connected, hence random generators independent of one another. First of all, the  
19 peripheral units connected 3 write in the permission phase , for example I in Fig. 3, the  
20 digital random signals so generated at the same time on the data line SD. In another  
21 much preferred form of embodiment, one or more pair of LSBs of the converter 14 are  
22 used as the random signals. Usually, the A/D converter produces a noise signal on its  
23 LSB. In this case, the resistor 18 working as an externally connected noise source is not  
24 necessary, and only the LSBs mentioned at output  $A_{14}$  are used.

25

26       The electrical signal prevailing at that moment on data line SD is picked up on  
27 each of the peripheral units 3 connected by an inverter 20 and is fed to an AND  
28 interconnection 22 with the prevailing output signal  $A_{14}$  of the A/D converter 14.

1           When the output signal of the A/D converter 14 is ‘1’ and the prevailing electric  
2 potential on the SD lines is ‘0’, this clearly means that a second peripheral unit is  
3 working on the data line SD, and with an output signal of its a/D converter, which is on  
4 ‘0’ at the moment. This state, clearly indicating the presence of two peripheral units on  
5 the same data line SD, is recorded at interconnection 22 and stored, as shown  
6 schematically with the bistable element 24.

7  
8           Because of the random signal placed on the data line SD, after a given period of  
9 time, this clear configuration-display signal stored on bistable element 24 will appear,  
10 with a probability dependent on the length of time selected, if two peripheral units are  
11 connected to line SD. The interconnection 22 makes sure that only one of the two  
12 peripheral units connected 3 can detect the state mentioned at the same time, so that one  
13 of these units will always be the first to detect that state.

14  
15           With the setting of the bistable element 24, i.e., to identify that two peripheral  
16 units are working on data line SD, the permission signal of line WS acting on the enable  
17 input E of the A/D converter 14, for example, is inverted on the identifying peripheral  
18 unit, as shown schematically with the switch 25 and the inverter 26.

19  
20           Now, permission to write for the identifying peripheral unit 3 is inverted in terms  
21 of the state formerly prevailing, hence switched to Phase II in Fig. 3, for example.

22  
23           On the two identifying units 3 provided, the first unit identifying this has changed  
24 permission phases, while the second unit provided continues to write data in the  
25 permission phase previously prevailing, for example I in Figure 3 on line SD. In any  
26 case, the peripheral unit 3 that does not identify that two such units are connected and  
27 whose bistable element 24 is not therefore on, has no information on whether a second  
28 unit is provided or whether it is the only one connected.

1           In many cases, however, it is essential—as explained below—that when only one  
2 peripheral unit is connected, it is identified directly and without doubt. Although the unit  
3 that has detected the presence of a second unit “knows” that two units are working on  
4 data line SD, on the other hand, a peripheral unit in which this state was not detected,  
5 does not know whether, if necessary, a second unit has already detected this state and has  
6 reacted accordingly or whether it is actually the only one connected.

7  
8           If one peripheral unit on the system in Figure 1 or Figure 2 is the only one  
9 connected to data line SD, and writes data at the rate of permission signal  $S_{WS}$  on  
10 permission line WS, the electrical potential of data line SD is not defined in phases when  
11 writing is not allowed. This is because, as shown with element 21 in Figure 4, output  
12 ASD is connected “floating” by signal WS in non-write-permissible phases. This  
13 electrical state of data line SD is generally not allowed at the input ESD of DSP1, and  
14 usually cannot be considered, because the systems previously known are designed to  
15 work defined with two peripheral units 3.

16  
17           One peripheral unit 3 considered is then connected to data line SD as the only  
18 one, if, on the one hand, the bistable element 24, is not set on it, i.e., this unit has not  
19 detected the presence of a second peripheral unit and in write-locked phases of the  
20 permission signal, no random digital signal is placed on the permission line WS on data  
21 line SD.

22  
23           By logically interconnecting the inverted output signal of bistable element 24, the  
24 inverted permission signal on enabling input E of the A/D converter 14 and the inverted  
25 signal on data line SD, according to Figure 4, as on the logic AND interconnection 30, on  
26 the output side of this interconnection, a ‘1’ signal is then produced if

27  
28           \* no second unit was detected on the unit considered (element 24 not set), and

29  
30           \* the permission signal is in a phase that does not permit this unit, and

\* during this permission phase no random signal is produced on the data line SD.

If this state is detected, another bistable element 32 is set, whose output is interconnected to the inverted permission signal  $S_{ws}$  at a logic AND interconnection 34. As schematically with switching element 36, data line SD is switched to a defined, for example, reference potential in the write-locked phases of the unit 3 being considered if that unit is working alone on the data line.

This corresponds to placing ‘0’ signals on data line SD.

Now, in the initialization phase described, without DSP1 doing anything, both is any write conflict on data line SD ruled out, and it is made sure that if a single peripheral unit is connected, even in write-locked phases, a defined electrical potential will prevail on data line SD.

As can be seen, communication with DSP1 is not necessary for the initialization phase described, for example in Figure 4. The initialization phase mentioned is preferably triggered when the supply voltages to the peripheral units connected are switched on, and hence also the timer 15 on each peripheral unit, which by counting, for example 4096 SCL cycles, determines how long the initialization phase mentioned should last. This time span is measured, especially as mentioned, for the safe quantity with which it should be detected whether two peripheral units 3 are connected to the common data line SD.

Thus, it can be seen that the first aspect of the invention, namely creating two-way communication, and the second aspect of the invention, namely identifying the configuration and resolving write-competency conflicts in the initialization phase, are independent of one another, but, as will be stated below, can preferably be combined, especially on a hearing aid with the digitally communicating system in the invention.

1           Figure 5 shows the system in the invention, which is based on the basic system in  
2           Figure 2, but in which one and the same DSP1' can have any number of peripheral units  
3           3a, 3b ... 3x connected to it.

4

5           In Figure 5, the peripheral units 3<sub>x</sub>, for example, on a hearing aid with the system  
6           in the invention, made up of microphones, T-coils, potentiometers, wireless  
7           communication sending/receiving units and interface conductors, for example, are all  
8           provided with an A/D converter 14, as shown. Each of these units works as already  
9           explained and is designed, for example, as was shown in Figure 4. All peripheral units 3<sub>x</sub>  
10           provided are connected to DSP1' via the common clock line SCL and the common  
11           permission line WS. One data line SD<sub>1</sub>, SD<sub>2</sub>, SD<sub>y</sub> is provided per pair of peripheral units  
12           3<sub>x</sub> and per pair started, according to Figure 5, for the five peripheral units shown, for  
13           example, and hence their three, SD<sub>1</sub> to SD<sub>3</sub>.

14

15           Such a system goes through the prescribed initialization phase for each pair of  
16           peripheral units 3<sub>x</sub> provided and for each data line SD<sub>y</sub>.

17

18           After the initialization procedure described above is over, there are no more write  
19           conflicts on the data lines, and one of the binary states of the permission signal S<sub>WS</sub> is  
20           assigned to the permission line WS of one of the peripheral units.

21

22           Especially with the configuration in Figure 5, in which more than two peripheral  
23           units are connected to one DSP1', however, there is the problem that the data  
24           transmission in the invention from DSP1 to peripheral units 3<sub>x</sub> should take place on the  
25           permission line WS in Fig. 2 or 3.

26

27           After the prescribed initialization phase is over, a "generate addresses" command  
28           is given by DSP1' over the common permission line WS, as shown in Figure 3, which is  
29           interpreted the same on all peripheral units connected 3<sub>x</sub>. The conclusion of the

1 initialization phase is controlled by the timer 15, which first activates the decoding unit  
2 12, as in Fig. 6, for example.

3  
4 According to Figure 6, the “generate addresses” command placed on permission  
5 line WS is decoded on the now free decoding units 12 of peripheral unit 3, everywhere so  
6 that the A/D converter 14 used as a random generator writes a random signal sequence on  
7 data line SD during a predetermined time t, on one hand, and at the same time files it in  
8 an address memory 409 as a random address, which forms an address with the  
9 permission findings in element 24, as in Figure 4.

10  
11 With a high degree of probability, based on the independence of the random  
12 generator on all peripheral units  $3_x$ , the random addresses filed in the respective address  
13 memories 40 and placed on the SD at the same time are not the same.

14  
15 Of course, the respective peripheral units 32 write the random addresses in the  
16 write permission phases I and II in Fig. 3 of the permission signal on WS assigned to  
17 them in the initialization phase, which is not shown in Fig. 6.

18  
19 Two peripheral units connected to one data line, for example  $SD_1$ , always have  
20 different addresses, since the specification of their write permission was determined in  
21 terms of cycles on line WS and is part of the address.

22  
23 Thus, it is established from the start that clearly addressable peripheral units are  
24 connected per individual data line considered  $SD_x$ , since the permission phase  
25 determines the exclusive addresses with the storage state of element 24 in any case. But a  
26 case can occur where the address of a peripheral unit connected to a data line SD is the  
27 same as the address of a peripheral unit connected to another data line SD, hence units  
28 with the same write-permission phase. If this is determined on DSP1, another “generate  
29 addresses” command is triggered, specifically to the peripheral units found to be the

1 same, by their common addressing. This goes on until all peripheral units connected  
2 have filed different addresses in memories 40, 24 and they are also posted in DSP1'.  
3

4 Because of the independence of the random generators used, this procedure is  
5 also completed in a short time for several peripheral units.  
6

7 Of course, it is also possible to provide addresses programmed practically into the  
8 hardware on at least some of the peripheral units provided beforehand, for example in the  
9 ROM.  
10

11 The process and the communications system described provide a highly simple,  
12 versatile connection based on a three-line bus connection, which is especially suitable for  
13 use in hearing aids.